Pushing AMD’s Infinity Fabric to its Limits
I recently wrote code to test memory latency under load, seeking to reproduce data in various presentations with bandwidth on the X axis and latency on the Y axis. Ampere pretty much described how that was done during their Hot Chips 2024 presentation. To achieve the same results in a semi-automated fashion, I run a latency test thread while also running a variable number of threads that generate bandwidth load.We run a single latency sensitive application and gradually add bandwidth hungry appl...
Read more at chipsandcheese.com